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ABSTRACT 
The band-to-band tunneling transistors have some performance advantages over the conventional MOSFETs 
due to the <60mV/dec sub-threshold slope. In this paper, carbon nanotubes are used as a model channel material to 
address issues that we believe will apply to BTBT FETs vs. MOSFETs more generally. We use pz-orbital tight-
binding Hamiltonian and the non-equilibrium Green’s function (NEGF) formalism for rigorous treatment of 
dissipative quantum transport [3]. A device level comparison of p-i-n TFETs and n-i-n MOSFETs in both ballistic and 
dissipative cases has been performed previously [2]. In this paper, the possibility of using p-i-n TFETs in ultra-low 
power sub-threshold logic circuits is investigated using a rigorous numerical simulator [4]. The results show that, in 
sub-threshold circuit operation, the p-i-n TFETs have better DC characteristics, and can deliver ~15x higher 
performance  at the iso-PLEAKAGE, iso-VDD conditions. Because p-i-n TFETs can operate at lower VDD than n-i-n 
MOSFETs, they can deliver ~3x higher performance at the same power (POPERATION). This results in ~3x energy 
reduction under iso-delay conditions. Therefore the p-i-n TFETs are more suitable for sub-threshold logic operation. 
 
INTRODUCTION 
Band-to-band tunneling (BTBT) transistors based 
on the p-i-n geometry have been extensively studied 
recently [1]. Compared to the n-i-n MOSFET 
geometry, the p-i-n tunnel FETs (TFETs) can 
produce a sharper sub-threshold slope below the 
MOSFET limit of 60mV/decade at room 
temperature. This leads to lower off-current (IOFF) 
and thus smaller leakage power (PLEAKAGE). 
However, its on-current (ION) is limited due to the 
existence of the tunneling barrier. Phonon scattering 
can also limit the performance of p-i-n TFETs in the 
off-state [2]. Due to the different pros and cons of p-
i-n TFETs over n-i-n MOSFETs in intrinsic device 
operation, we did a systematic evaluation of these 
two types of devices from basic physics to circuit 
performance, and conclude that the p-i-n TFETs 
have performance advantage in sub-threshold logic. 
 
SIMULATION METHODOLOGY 
The device structure employed in this study is a 
(13, 0) carbon nanotube with a cylindrical high-κ 
(κ=16, tOX=2nm) gate geometry and 15nm channel 
length. The drain region is doped n-type, and the 
source is doped n-type or p-type to produce n-i-n 
MOSFET or p-i-n TFET, respectively. In the 
NEGF formalism phonon scattering is treated by a 
self-energy function for electron-phonon 
interaction [3]. A full spectrum of IDS values is 
obtained at different VGS and VDS varying from 0 
to VDD (2D I-V). These results are then used in the 
circuit simulation. Another input is the 2D CG-
VGS,VDS data, which we calculate numerically 
from the charge induced in the device. Then we 
simplify it into 1D CG-VGS dependence with a 
reasonably general relation between VGS and VDS 
in circuits [5]. After obtaining the 2D I-V and 1D 
C-V data, voltage domain simulation is used to 
calculate DC and transient characteristics (delay, 
power consumption and energy) of various kinds 
of benchmark circuits [4]. According to the 
projections for a similar size Si CMOS, the 
parasitic capacitance is comparable to intrinsic 
capacitance [6]. We take a similar ratio here to 
capture parasitic effects. We shift the flat band 
voltages for the p-i-n TFET and n-i-n MOSFET to 
operate at the same IOFF. Under this condition, 
leakage power is nearly the same (iso-PLEAKAGE). 
We focus on sub-threshold logic characteristics by 
keeping VDD below VT of both devices. Note that 
for each VDD, the flat band voltage needs to be 
adjusted to obtain the iso-IOFF condition. 
 
SIMULATION RESULTS 
We include phonon scattering in all the 
simulations unless otherwise stated. Fig. 1b shows 
~40mV/decade sub-threshold slope for a p-i-n 
TFET. At high VGS, its ION is smaller than that in a 
MOSFET due to the presence of a tunnel junction 
between the source and the channel. The effect of 
phonon scattering and temperature can also be seen 
in Fig. 1.  
 
Fig. 1. IDS-VGS dependence on temperature and phonon 
scattering for (a) n-i-n MOSFET and, (b) p-i-n TFET. The 
latter has reduced temperature dependence under ballistic 
conditions because of the energy-filtering tunneling 
mechanism at the source-channel junction. Phonon 
scattering can, however, degrade the off-state performance 
of the p-i-n TFET due to phonon absorption assisted 
transport. Higher temperature degrades the off-state in n-i-n 
MOSFETs since more electrons can participate in 
thermionic emission transport over the channel barrier [2]. 
 
Note that in p-i-n TFETs, in order to get rid of 
the >60mV/dec swing region in the off-state (Fig. 
2a), we should engineer contact doping, bandgap, 
and gate work-function to suppress hole conduction, 
and to align channel EC and source EV at around 
VGS=0.  
 
 
Fig. 2. Evolution of band diagrams (inset) corresponding to 
different values VGS (in the plot). VFLATBAND is shifted so the 
minimum current occurs at VGS=0. The channel EC is above 
the source EV (inset a), which gives >60mV/dec. With 
gradually raising VGS, channel EC abruptly drops below 
source EV, leading to <60mV/dec region (inset b). 
Increasing the gate bias further (inset c), sub-threshold 
slope starts to degrade again. It is preferable to adjust the 
band gap and source drain doping to eliminate region (a), 
and start from (b) at VGS=0V.  
 
The gate capacitance strongly depends on VDS in 
p-i-n TFETs than in n-i-n MOSFETs [2]. From Figs. 
3 and 4 we see that CGS and CGD are equal in n-i-n 
MOSFETs, whereas CGD dominates in p-i-n TFETs.  
 
 
Fig. 3. CGS,CGD vs. VGS at VDS=0V for a dissipative n-i-n 
MOSFET. CGS and CGD represent the states in the channel 
filled by the source and the drain, respectively. In the n-i-n 
MOSFET, the total capacitance is equally divided into CGS 
and CGD, which is due to the symmetry of the source and 
drain regions. 
 
 
Fig. 4. CGS,CGD vs. VGS at VDS=0V for a dissipative p-i-n 
MOSFET.  CGS and CGD represent the states in the channel 
filled by the source and the drain, respectively. In the p-i-n 
TFET, CGD is much larger than CGS, because the tunneling 
barrier between source and channel forbids the source 
electrons from entering the channel. This effect makes the 
controlling of CGD more important in p-i-n TFET than in n-
i-n MOSFET. 
 
The dominance of CGD is explained in another 
way in Fig. 5. It’s because the source-evolving local 
density of states (LDOS) in the channel is very 
small compared to drain-evolving LDOS [2]. This 
makes the gate-to-drain quantum capacitance large. 
 
 
Fig. 5. Capacitance-VGS dependence for different VDS in 
ballistic p-i-n TFETs. It shows that for every increase of 
0.04V in the drain bias, the capacitance would remain the 
same if the gate bias is increased by the similar amount. In 
other words, as the relative position of energy bands in the 
channel and drain remain unchanged, the total capacitance 
is fixed. This indicates that most of the device capacitance 
is contributed by the drain. This dependence can also be 
observed in dissipative simulation. 
 
All circuit simulations are done at the iso-
PLEAKAGE condition. It allows a fair comparison of 
delay and dynamic power for both devices. Fig. 6 
shows that the ballistic p-i-n TFET has near-ideal 
voltage transfer characteristics (VTC), and it is 
degraded by phonon scattering. The n-i-n MOSFET 
VTC shows an even lower noise margin.  
 
 
Fig. 6. The voltage transfer characteristic (VTC) of a n-i-n 
MOSFET and p-i-n TFET in the sub-threshold region at 
two temperatures, with and without phonon scattering. The 
ballistic p-i-n TFET shows a nearly-ideal VTC at both 
300K and 400K (not shown), but phonon scattering affects 
the VTC at these two temperatures (the 400K case with 
scattering is not shown). The dissipative n-i-n MOSFET 
shows degradation at higher temperatures, while the 
ballistic operation has little effect on VTC (not shown). The 
inverter gains are plotted in the inset. 
 
Because the two devices have similar PLEAKAGE 
and the same VDD, the p-i-n TFET can deliver ~15x 
higher performance than the n-i-n MOSFET in 
simple benchmark circuits such as an inverter 
driving another identical inverter (Fig. 7) and a 10-
stage 1-fanout NAND chain (Fig. 8).  
 
 
Fig. 7. Delay vs. VDD for an inverter driving another 
identical inverter with phonon scattering. The dotted line 
shows the corresponding delay in ballistic case. At iso-
leakage condition, the dissipative p-i-n TFET circuit 
performance can be ~15x better than that of the n-i-n 
MOSFET. Increasing VDD can improve the performance of 
both devices, but the operation power will increase.  
 
 
Fig. 8. Delay vs. VDD of a 10-stage 1-fanout NAND chain 
and an 8-Bit Carry Adder. Under dissipative conditions, p-i-
n TFETs have a performance advantage over n-i-n 
MOSFETs in the sub-threshold region. This holds not only 
for the simple benchmark circuit such as inverter (Fig. 8) 
and NAND gate, but also in larger logic circuits.  
 
When considering larger logic circuits such as an 
8-bit carry adder, the p-i-n TFET has ~10x higher 
performance (Fig 8). As shown in Fig. 9, we can 
operate the p-i-n TFET at a lower VDD to reduce its 
operation power (POPERATION), while the advantage 
in performance is still retained.  
 
 
 Fig. 9. IDS-VGS dependence of dissipative n-i-n MOSFET 
and p-i-n TFET. The two curves are shifted to match IOFF. In 
this case VT~0.35V, below which is the region of interest 
for sub-threshold circuit operation. In that region the p-i-n 
TFET can deliver the same amount of current at a lower 
VDD as the n-i-n MOSFET which makes the p-i-n TFETs 
suitable for ultra-low power application with a moderate 
frequency of operation. 
 
In the inverter driving another identical inverter 
case (Fig. 10), the p-i-n TFET can obtain the same 
performance as the n-i-n MOSFET at a lower VDD. 
  
 
Fig. 10. Switching energy vs. delay for an inverter driving 
another identical inverter with phonon scattering. At the 
same delay, the n-i-n MOSFET consumes ~3x more energy 
than the p-i-n TFET. With the same amount of energy, the 
p-i-n TFET has faster operation. Note that the supply 
voltage for the p-i-n TFET is smaller than that for the n-i-n 
MOSFET. With this smaller VDD, the p-i-n TFET can still 
reach high enough current to ensure a shorter delay for sub-
threshold operation.  
 
This results in ~3x smaller switching energy and 
~3x smaller POPERATION for the p-i-n TFET since 
ESWITCH=CSWITCHVDD
2, and CSWITCH is nearly the 
same in these two devices and remains almost 
constant for different VDD (Fig. 11b). Note that 
since the IOFF are almost the same in these two 
devices, the leakage powers are very similar as 
shown in Fig. 11a. 
 
 
Fig. 11. (a) The leakage power (PLEAKAGE) vs. VDD for an 
inverter driving another identical inverter with phonon 
scattering. Since IOFF of n-i-n MOSFET and p-i-n TFET are 
the same, the PLEAKAGE is almost the same, with little 
difference mainly due to the DIBL effect [2]. Same iso-
PLEAKAGE trend exists in other benchmark circuits. (b) 
Switching energy (ESWITCH) vs. VDD for the same case. The 
quadratic relation, ESWITCH=CSWITCHVDD
2
 is clearly seen. 
CSWITCH of p-i-n TFET is smaller than that of n-i-n 
MOSFET. 
 
When an inverter drives a large constant load (Fig. 
12), the p-i-n TFET can deliver ~2x higher 
performance with the same POPERATION, which in 
turn translates into ~3x lower POPERATION at the iso-
delay condition. 
 
Fig. 12. Delay vs. operation power for the inverter driving a 
constant load of 50aF. All the simulations are in the sub-
threshold region and include phonon scattering. Under iso-
leakage, iso-delay condition, the n-i-n MOSFET consumes 
~3x more power than p-i-n TFET; while under iso-leakage, 
iso-power condition, n-i-n MOSFET has a ~2x larger delay 
than p-i-n TFET. This means that in the sub-threshold 
region the p-i-n TFET can deliver moderate performance 
with much lower power consumption.  
 
In summary, we make a comparison between 
dissipative n-i-n MOSFETs and p-i-n TFETs from 
device physics to circuit performance. The potential 
of applying p-i-n TFETs in sub-threshold logic 
circuits is explored. Better DC characteristics and a 
~15x higher performance (iso-PLEAKAGE) are seen in 
dissipative p-i-n TFETs. Also it consumes ~3x less 
energy for the same performance as n-i-n 
MOSFETs. We see that even with phonon scattering 
and parasitic effect, the p-i-n TFETs still have 
advantage over the n-i-n MOSFETs in sub-threshold 
logic circuit operation. 
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